

# 8232 FLOATING POINT PROCESSING UNIT

- Compatible with Proposed IEEE Format and Existing Intel Floating Point Standard
- Single (32-Bit) and Double (64-Bit)
  Precision Capability
- Add, Subtract, Multiply and Divide Functions
- Stack Oriented Operand Storage
- General Purpose 8-Bit Data Bus Interface

- Standard 24-Pin Package
- 12V and 5V Power Supplies
- Compatible with MCS-80<sup>™</sup>, MCS-85<sup>™</sup> and MCS-86<sup>™</sup> Microprocessor Families
- **■** Error Interrupt
- Direct Memory Access or Programmed I/O Data Transfers
- End of Execution Signal
- Advanced N-Channel Silicon Gate HMOS Technology

The Intel® 8232 is a high performance floating-point processor unit (FPU). It provides single precision (32-bit) and double precision (64-bit) add, subtract, multiply and divide operations. The 8232's floating point arithmetic is a subset of the proposed IEEE standard. It can be easily interfaced to enhance the computational capabilities of the host microprocessor.

The operand, result, status and command information transfers take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack by the host processor and a command is issued to perform an operation on the data stack. The results of the operation are available to the host processor from the stack.

Information transfers between the 8232 and the host processor can be handled by using programmed I/O or direct memory access techniques. After completing an operation, the 8232 activates an "end of execution" signal that can be used to interrupt the host processor.




Figure 1. Block Diagram

Figure 2. Pin Configuration



Table 1. Pin Description

Symbol	Pin No.	Туре			Nam	e and Description	
V <sub>CC</sub>	2		POV	VER	SUP	PLY: +5V power supply	
V <sub>DD</sub>	16		POV	VER	SUP	PLY: +12V power supply	
Vss	1		GRO	NUC	D		
CLK	23	_	nect	ted	to th	external timing source con- le CLK input provides the ocking.	
RESET	22	į.	RESET: A HIGH level on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected. After a reset the END output, the ERROR output and the SVREQ output will be LOW. For proper initialization, RESET must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.				
<u>cs</u>	18	1	CHIP SELECT: input must be LOW to accomplish any read or write operation to the 8232.				
			To perform a write operation, appropriate data is presented on DB0 through DB7 lines, appropriate logic level on the A <sub>0</sub> input and the CS input is made LOW. Whenever WR and RD inputs are both HIGH and CS is LOW, READY goes LOW. However, actual writing into the 8232 cannot start until WR is made LOW. After initiating the write operation by the HIGH to LOW transition on the WR input, the READY output will go HIGH, indicating the write operation has been acknowledged. The WR input can go HIGH after READY goes HIGH. The data lines, the A <sub>0</sub> input and the CS input can change when appropriate hold time requirements are satisfied. See write				
			To perform a read operation an appropriate logic level is established on the A <sub>0</sub> input and $\overline{CS}$ is made LOW. The READY output goes LOW because $\overline{WR}$ and $\overline{RD}$ inputs are HIGH. The read operation does not start until the $\overline{RD}$ input goes LOW. READY will go HIGH indicating that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as $\overline{RD}$ is LOW. The $\overline{RD}$ input can return HIGH anytime after READY goes HIGH. The $\overline{CS}$ input and A <sub>0</sub> input can change anytime after $\overline{RD}$ returns HIGH. See read timing diagram for details. If the $\overline{CS}$ is tied LOW permanently, READY will remain LOW until the next 8232 read or write access.				
Α <sub>0</sub>	21	1	ADDRESS: The A <sub>0</sub> input together with the RD and WR inputs determines the type of transfer to be performed on the data bus as follows:  A <sub>0</sub> RD WR Function				
			1	1	0	Enter data byte into stack	
	1	1	0	0	1	Read data byte from stack	
	1		1	1	0	Enter command	
	l .	1	1 1	0	1	Read status	

Symbol	Pin No.	Туре	Name and Description
RD	20		READ: A LOW level on this input is used to read information from an internal location and gate that information onto the data bus. The \$\overline{\Overline{
₩R	19	i	WRITE: A LOW level on this input is used to transfer information from the data bus into an internal location. The $\overline{CS}$ must be LOW to accomplish the write operation. A <sub>0</sub> determines which internal location is to be written. See A <sub>0</sub> , $\overline{CS}$ input descriptions and write timing diagram for details. If the END output was HIGH, performing any write operation will make the END output go LOW after the LOW to HIGH transition of the $\overline{WR}$ input (assuming $\overline{CS}$ is LOW).
EACK	3	J	END ACKNOWLEDGE: When LOW, makes the END output go LOW. As mentioned earlier, HIGH on the END output signals completion of a command execution. The END signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when EACK is LOW. Consequently, if EACK is tied LOW, the END output will be a pulse that is approximately one CLK period wide.
SVACK	4	ı	SERVICE ACKNOWLEDGE: A LOW level on this input clears SVREQ. If the SVACK input is permanently tied LOW, it will conflict with the internal setting of the SVREQ output. Thus, the SVREQ indication cannot be relied upon if the SVACK is tied LOW.
END	24	0	END OF EXECUTION: A HIGH on this output indicates that execution of the current command is complete. This output will be cleared LOW by activating the EACK input LOW or performing any read or write operation or device initialization using RESET. If EACK is tied LOW, the END output will be a pulse (see EACK description).  Reading the status register while a command execution is in progress is allowed. However, any read or write operation clears the filip-flop that generates the END output. Thus, such continuous reading could conflict with internal logic setting of the END filip-flop at the end of command execution.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Description
SVREQ	5	0	SERVICE REQUEST: A HIGH on this output indicates completion of a command. In this sense this output is the same as the END output. However, the SVREQ output will go HIGH at the completion of a command only when the Service Request Enable bit was set to 1. The SVREQ can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET. Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0.
ERROR	6	0	ERROR: Output goes HIGH to indicate that the current command execution resulted in an error condition. The error conditions are: attempt to divide by zero, exponent overflow and exponent underflow. The ERROR output is cleared LOW on a status register read operation or upon RESET. The ERROR output is derived from the error bits will be updated internally at an appropriate time during a command execution. Thus, ERROR output going HIGH may not coincide with the completion of a command. Reading of the status register can be performed while a command execution is in progress. However, it should be noted that reading the status register clears the ERROR output. Thus, reading the status register while a command execution is in progress may result in an internal conflict with the ERROR output.

Symbol	Pin No.	Туре	Name and Description
READY	17	0	READY: Output is a handshake signal used while performing read or write transactions with the 8232. If the WR and RD inputs are both HIGH, the READY output goes LOW with the CS input in anticipation of a transaction. If WR goes LOW to initiate a write transaction with proper signals established on the DB0-DB7, A0 inputs, the READY will return HIGH indicating that the write operation has been accomplished. The WR can be made HIGH after this event. On the other hand, if a read operation is desired, the RD input is made LOW after activating CS LOW and establishing proper A0 input. (The READY will go LOW in response to CS going LOW.) The READY will return HIGH, indicating completion of read. The RD can return HIGH after this event. It should be noted that a read or write operation can be initiated without any regard to whether a command execution is in progress or not. Proper device operation is assured by obeying the READY output indication as described.
DB0- DB7	8-15	I/O	DATA BUS: Bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DB0 is the least significant and DB7 is the most significant bit position. HIGH on a data bus line corresponds to 1 and LOW corresponds to 0.  When pushing operands on the stack using the data bus, the least significant byte must be pushed first and the most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The single precision format requires 4 bytes and double precision format requires 8 bytes.

#### **FUNCTIONAL DESCRIPTION**

Major functional units of the 8232 are shown in the block diagram. The 8232 employs a microprogram controlled stack oriented architecture with 17-bit wide data paths.

The Arithmetic Unit receives one of its operands from the Operand Stack. This stack is an eight word by 17-bit two port memory with last in-first out (LIFO) attributes. The second operand to the Arithmetic Unit is supplied by the internal 17-bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the Arithmetic Unit when required. Writing into the Operand Stack takes place

from this internal 17-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations while the Working Registers provide storage for the intermediate values during command execution.

Communication between the external world and the 8232 takes place on eight bidirectional input/output lines, DB0 through DB7 (Data Bus). These signals are gated to the internal 8-bit bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight




and 17-bit buses. The Status Register and Command Register are also located on the 8-bit bus.

The 8232 operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stack where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. The register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the 8232 operation.

The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the 8232 to microprocessors.

#### **Command Format**

The operation of the 8232 is controlled from the host processor by issuing instructions called commands. The command format is shown below.



The command consists of 8 bits; the least significant 7 bits specify the operation to be performed as detailed in Table 1. The most significant bit is the Service Request Enable bit. This bit must be a 1 if SVREQ is to go HIGH at the end of executing a command.

The commands fall into three categories: single precision arithmetic, double precision arithmetic and data manipulation. There are four arithmetic operations that can be performed with single precision (32-bit) or double precision (64-bit) floating-point numbers: add, subtract, multiply and divide. These operations require two operands. The 8232 assumes that these operands are located in the internal stack as Top of Stack (TOS) and Next on Stack (NOS). The result will always be returned to the previous NOS which becomes the new TOS. Results from an operation are of the same precision and format as the operands. The results will be rounded to preserve the accuracy. The actual data formats and rounding procedures are described in a later section. In addition to the arithmetic operations, the 8232 implements eight data manipulating operations. These include changing the sign of a double or single precision operand located in TOS, exchanging single precision operands located at TOS and NOS, as well as pushing and popping single or double precision operands. See also the sections on status register and operand formats.

The execution times of the commands are all data dependent. Table 3 shows one example of each command execution time.

#### **Operand Entry**

The 8232 commands operate on the operands located at the TOS and NOS. Results are returned to the stack at NOS and then popped to TOS. The operands required for the 8232 are one of two formats — single precision floating-point (8 bytes). The result of an operation has the same format as the operands. In other words, operations using single precision quantities always result in a single precision result, while operations involving double precision quantities will result in double precision result.

Operands are always entered into the stack least significant byte first and most significant byte last. The following procedure must be followed to enter operands into the stack:

- The lower significant operand byte is established on the DB0-DB7 lines.
- A LOW is established on the A<sub>0</sub> input to specify that data is to be entered into the stack.
- The CS input is made LOW. Whenever the WR and RD inputs are HIGH, the READY output will follow the CS input. Thus, READY output will become LOW.
- After appropriate set up time (see timing diagrams), the WR input is made LOW.
- Sometime after this event, READY will return HIGH to indicate that the write operation has been acknowledged.
- Any time after the READY output goes HIGH, the WR input can be made HIGH. The DB0-DB7, A<sub>0</sub> and CS inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).

The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision operands 4 bytes should be pushed and 8 bytes must be pushed for double precision. Not pushing all the bytes of a quantity will result in byte pointer misalignment.

The 8232 stack can accommodate four single precision quantities or two double precision quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

The stack can be visualized as shown below:






Table 2. 8232 Command Set

#### Single Precision Instructions

Instruction	Description	Hex <sup>1</sup> Code	Stack Contents <sup>2</sup> After Execution A B C D	Status Flags Affected <sup>4</sup>
SADD	Add A and B	01	RCDU	S, Z, U, V
SSUB	Subtract A from B	02	RCDU	S, Z, U, V
SMUL	Multiply A by B	03	RCDU	S, Z, U, V
SDIV	Divide B by A. If A exponent = 0, then R = B.	04	RCDU	S, Z, U, V, D
CHSS	Change sign of A <sup>5</sup>	05	RBCD	S, Z
PTOS	Push stack <sup>5</sup>	06	A* A B C	S, Z
POPS	Pop stack	07	BCDA	S, Z
XCHS	Exchange	08	BACD	S, Z

#### **Double Precision Instructions**

Instruction	Description	Hex <sup>1</sup> Code	Stack Contents <sup>3</sup> After Execution A B	Status Flags Affected <sup>4</sup>
DADD	Add A and B	29	RÜ	S, Z, U, V
DSUB	Subtract A from B	2A	R U	S, Z, U, V
DMUL	Multiply A by B	2B	RU	S, Z, U, V
DDIV	Divide B by A. If A = 0, then R = B.	2C	R U	S, Z, U, V, D
CHSD	Change sign of A <sup>5</sup>	2D	R B	S, Z
PTOD	Push stack <sup>5</sup>	2E	A* A	S, Z
POPD	Pop stack	2F	ВА	S, Z
CLR	CLR status	00	A B	

#### Notes:

- 1. In the hex code column, SVREQ bit is a 0.
- 2. The stack initially is composed of four 32-bit numbers (A, B, C, D). A is equivalent to Top Of Stack (TOS) and B is Next on Stack (NOS). Upon completion of a command the stack is composed of: the result (R); undefined (U); or the initial contents (A,B,C, or D).
- 3. The stack initially is composed of two 64-bit numbers (A, B). A is equivalent to Top Of Stack (TOS) and B is Next On Stack (NOS). Upon completion of a command the stack is composed of: the result (R); undefined (U); or the initial contents (A, B).
- 4. Any status bit(s) not affected are set to 0. Nomenclature: Sign (S); Zero (Z); Exponent Underflow (U); Exponent Overflow (V); Divide Exception (D).
- 5. If the exponent field of A is zero, R or A\* will be zero.

8-35 AFN-01263C

Command	TOS	NOS	Result	Clock Periods
SADD	3F800000	3F800000	4000000	58
SSUB	3F800000	3F800000	00000000	56
SMUL	40400000	3FC00000	40900000	198
SDIV	3F800000	4000000	3F000000	228
CHSS	3F800000	<del>-</del>	BF800000	10
PTOS	3F800000	_	· · · · · · · · · · · · · · · · · · ·	16
POPS	3F800000			14
XCHS	3F800000	4000000	<u> </u>	26
CHSD	3FF00000 00000000	_	BFF00000 00000000	24
PTOD	3FF00000 00000000	<del>-</del>	<del>_</del>	40
POPD	3FF00000 00000000		<del>_</del>	26
CLR	3FF00000 00000000	· — ·	_	4
DADD	3FF00000 0A000000	3FF00000 00000000	3FF00000 0A000000	578
DSUB	3FF00000 A0000000	3FF00000 00000000	3FF00000 A0000000	578
DMUL	BFF80000 00000000	3FF80000 000000000	C0020000 00000000	1748
DDIV	BFF80000 00000000	3FF80000 00000000	BFF00000 00000000	4560

Table 3. Execution Times

Note: TOS, NOS and result are in hexadecimal; clock period is in decimal.

#### **Command Initiation**

After properly positioning the required operands in the stack, a command may be issued. The procedure for initiating a command execution is the same as that described above for operand entry, except that the  $A_0$  input is HIGH.

An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the READY output will not go HIGH until the current command execution is completed.

#### Removing the Results

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack.

When the stack is read for results, the most significant byte is available first and the least significant byte last.

A result is always of the same precision as the operands that produced it. Thus, when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision — single precision results are 4 bytes and double precision results are 8 bytes. The following procedure must be used for reading the result from the stack:

- 1. A LOW is established on the A<sub>0</sub> input.
- The CS input is made LOW. When WR and RD inputs are both HIGH, the READY output follows the CS input, thus READY will be LOW.
- After appropriate set up time (see timing diagrams), the RD input is made LOW.

- Sometime after this, READY will return HIGH, indicating that the data is available on the DB0-DB7 lines. This data will remain on the DB0-DB7 lines as long as the RD input remains LOW.
- 5. Any time after READY goes HIGH, the RD input can return HIGH to complete the transaction.
- The CS and A<sub>0</sub> inputs can change after appropriate hold time requirements are satisfied (see timing diagram).
- Repeat this procedure until all bytes appropriate for the precision of the result are popped out.

Reading of the stack does not alter its data; it only adjusts the byte pointer. Note data must be removed in even byte multiples to avoid a byte pointer misalignment. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

## **Reading Status Register**

The 8232 status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END and ERROR outputs discussed in the signal descriptions.

The following procedure must be followed to accomplish status register reading:

- Establish HIGH on the A<sub>0</sub> input.
- Establish LOW on the CS input. Whenever WR and RD inputs are HIGH, READY will follow the CS input. Thus, READY will go LOW.
- After appropriate set up time (see timing diagram), RD is made LOW.

8-36 AFN-01263C



- Sometime after the HIGH to LOW transition of RD, READY will become HIGH, indicating that status register contents are available on the DB0-DB7 lines. These lines will contain this information as long as RD is LOW.
- The RD input can be returned HIGH any time after READY goes HIGH.
- The A<sub>0</sub> input and CS input can change after satisfying appropriate hold time requirements (see timing diagram).

### **Status Register**

The 8232 contains an 8-bit status register with the following format:

BUSY	SIGN S	ZERO Z	RESERVED	DIVIDE EXCEPTION D	EXPONENT UNDERFLOW U	EXPONENT OVERFLOW V	RESERVED
_							

All the bits are initialized to zero upon reset. Also, executing a CLR (Clear Status) command will result in all zero status register bits. A zero in bit 7 indicates that the 8232 is not busy and a new command may be initiated. As soon as a new command is issued, bit 7 becomes 1 to indicate the device is busy and remains 1 until the command execution is complete, at which time it will become 0. As soon as a new command is issued, status register bits 0-6 are cleared to zero. The status bits will be set as required during the command execution. Hence, as long as bit 7 is 1, the remainder of the status register bit indications should not be relied upon unless the ERROR occurs. The following is a detailed status bit description.

#### Bit 0 Reserved.

- Bit 1 Exponent overflow (V). When 1, this bit indicates that the result exponent is more positive than +127 (+1023). The exponent is "wrapped" into the negative exponent range, skipping the end values.
- Bit 2 Exponent Underflow (U). When 1, this bit indicates that the result exponent is more negative than -126 (-1022). The exponent is "wrapped" into the positive range by the number of underflow bits, skipping -127 (-1023) and +128 (+1024).
- Bit 3 Divide Exception (D). When 1, this bit indicates that an attempt to divide by zero is made. Cleared to zero otherwise.

#### Bit 4 Reserved.

- Bit 5 Zero (Z). When 1, this bit indicates that the result returned to TOS after a command is zero. Cleared to zero otherwise.
- Bit 6 Sign (S). When 1, this bit indicates that the result returned to TOS is negative. Cleared to zero otherwise.


Bit 7 Busy. When 1, this bit indicates the 8232 is in the process of executing a command. It will become zero after the command execution is complete.

All other status register bits are valid when the Busy bit is zero.

#### **Data Formats**

The 8232 handles floating-point quantities in two different formats — single precision and double precision. These formats are the same as those used by Intel in other products and those proposed by the IEEE Subcommittee on floating point arithmetic.

The single precision quantities are 32 bits long, as shown below:



#### Bit 31:

S = Sign of the mantissa. One represents negative and 0 represents positive.


#### Bits 23-30:

E = These 8 bits represent a biased exponent. The bias is  $2^7 - 1 = 127$ .

#### Bits 0-22:

M = 23-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 22) of the mantissa. In other words, the mantissa is assumed to be a 24-bit normalized quantity and the most significant bit, which will always be a 1 due to normalization, is implied. The 8232 restores this implied bit internally before performing arithmetic, normalizes the result and strips the implied bit before returning the results to the external data bus. The binary point is between the implied bit and bit 22 of the mantissa.


The quantity N represented by the above notation is



Provided E $\neq$ 0 (reserved for 0) or all 1's (illegal). The approximate decimal range for this format is  $\pm 1.17 \times 10^{-38}$  to  $\pm 3.40 \times 10^{38}$  The format supports 7 significant decimal digits.



A double precision quantity consists of the mantissa sign bit, an 11-bit biased exponent (E), and a 52-bit mantissa (M). The bias for double precision quantities is  $2^{10}-1$ . The double precision format is illustrated below.



#### Bit 63:

S = Sign of the mantissa. One represents negative and 0 represents positive.

#### Bits 52-62:

E = These 11 bits represent a blased exponent. The bias is  $2^{10} - 1 = 1023$ .

#### Bits 0-51:

M = 52-bit mantissa. Together with the sign bit the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 51) of the mantissa. In other words, the mantissa is assumed to be a 53-bit normalized quantity and the most significant bit, which will always be a 1 due to normalization, is implied. The 8232 restores this implied bit internally before performing arithmetic, normalizes the result and strips the implied bit before returning the result to the external data bus. The binary point is between the implied bit and bit 51 of the mantissa.

The quantity N represented by the above notation is

$$N = (-1)^{S} 2^{E - (2^{10} - 1)} (1.M)$$

Provided E  $\neq$  0 (reserved for 0) or all 1s (illegal). The approximate decimal range is  $\pm 2.22 \times 10^{-308}$  to  $\pm 1.80 \times 10^{308}$ . The format supports 16 significant decimal digits.

The following are some examples of single precision floating point representations:

Decimal	s	E	м	Binary Floating Point
0	0	0	0	0000 0000H
1	0	127	0	3F80 0000H
-1	1	127	0	BF80 0000H
255	0	134	.9922	437F 0000H
π	0	128	.5708	4049 OFDBH

#### Rounding

One of the main objectives in choosing the 8232's Intel/ IEEE proposed floating point arithmetic was to provide maximum accuracy with no anomalies. This means that a mathematically unsophisticated user will not be "surprised" by some of the results. It is probably possible for a sophisticated user to obtain reliable results from almost any floating point arithmetic. However, in that case there will be an additional burden on the software.

The best example of what might be called the 8232's "safety factor" is the inclusion of guard bits for rounding. The absence of guard bits leads to the problem demonstrated by the following four-bit multiplication:

$$.1111 \times 2^{0}$$

$$.1000 \times 2^{1}$$

$$.01111000 \times 2^{1}$$

Since the last four bits are lost, the normalized result is:

$$.1110 \times 2^{0}$$

and the identify function is not valid. In the past this problem has been avoided (hopefully) by relying on excess precision.

Instead the 8232 uses a form of rounding known as "round to even." There are other types of rounding provided for in the proposed IEEE standard, but "round to even," an unbiased rounding scheme, is required. "Round to even" comes into play when a result is exactly halfway between two floating point numbers. In this case the arithmetic produces the "even" number, the one whose last mantissa bit is zero. The 8232 uses three additional bits—the Guard bit (G), the Rounding bit (R), and the "Sticky" bit (S)—to do the rounding. These are bits which hold data shifted out (right) of the accumulator. Rounding is carried out by the following rules, as shown in the following figure, after the result is normalized.

G	Bit R	s	Rule	
0	0	0	No Round	
0 0 0	0 1 1	1 0 1	Round Down	
1	0	0	Round to Even	
1 1 1	0 1 1	1 0 1	Round Up	



#### APPLICATIONS INFORMATION

The diagram in Figure 3 represents the minimum configuration of an 8232 system. The CPU transfers data to and from the 8232 Floating Point Processor using the READY line. The 8232 status is checked using polling by the CPU.

In a high performance configuration (Figure 4), interrupts are used in place of polling. The interrupts are generated for an error condition and to signal the end of execution. Operand transfers are handled by the DMA controller.




Figure 3. Minimum Configuration Example




Figure 4. High Performance Configuration Example



## **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature	65°C to +150°C
Ambient Temperature Under Blas	0°C to +70°C
V <sub>DD</sub> with Respect to V <sub>SS</sub>	
V <sub>CC</sub> with Respect to V <sub>SS</sub>	
All Signal Voltages with Respect	
to V <sub>SS</sub>	0.5V to +7.0V
Power Dissipation	

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{SS} = 0V$ , $V_{CC} = +5V \pm 10\%$ , $V_{DD} = +12V \pm 10\%$ )

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V <sub>OH</sub>	Output HIGH Voltage	3.7			٧	i <sub>OH</sub> = -200 μA
V <sub>OL</sub>	Output LOW Voltage			0.4	٧	I <sub>OL</sub> = 3.2 mA
V <sub>iH</sub>	Input HIGH Voltage	2.0		Vcc	٧	
V <sub>IL</sub>	Input LOW Voltage	-0.5		0.8	·V	
1 <sub>IL</sub>	Input Load Current			±10	μΑ	V <sub>SS</sub> V <sub>IN</sub> V <sub>CC</sub>
loz	Data Bus Leakage			±10	μΑ	V <sub>SS</sub> + 0.4 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
Icc	V <sub>CC</sub> Supply Current		50	95	mA	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		50	95	mA	
Co	Output Capacitance		8		pF	
Cı	Input Capacitance		5		pF	$f_C = 1.0 \text{MHz},  \text{Inputs} = 0 \text{V}$
C <sub>IO</sub>	I/O Capacitance		10		pF	7

## **A.C. CHARACTERISTICS** $(T_A = 0 \, ^{\circ}\text{C} \text{ to } 70 \, ^{\circ}\text{C}, V_{\text{SS}} = 0 \, \text{V}, V_{\text{CC}} = +5 \, \text{V} \pm 10 \, \text{W}, V_{\text{DD}} = +12 \, \text{V} \pm 10 \, \text{W})$ **READ OPERATION**

Symbol	Parameter A <sub>0</sub> , CS Setup to RD		8232		8232-3		8232-8		
			Min.	Max.	Min.	Max.	Min,	Max.	Units
t <sub>AR</sub>			0		0		0		ns
t <sub>RA</sub>	A <sub>0</sub> , CS Hold from RD		0		0		0		ns
<sup>t</sup> ARY	READY+ from A <sub>0</sub> , CS+ Delay (Note 2)			100		100		150	ns
typ	READY† to RD†		0		0		0		ns
t <sub>RRR</sub>	READY Pulse Width (Note 3)	Data	3.5 t <sub>CY</sub> + 50		3.5 t <sub>CY</sub> + 50		3.5 t <sub>CY</sub> + 50		ns
		Status	1.5 t <sub>CY</sub> + 50		1.5 t <sub>CY</sub> + 50		1.5 t <sub>CY</sub> + 50		ns
t <sub>RDE</sub>	Data Bus Enable from RD4		50		50		50		ns
t <sub>DRY</sub>	Data Valid to READY1		0		0		0		ns
tor	Data Float after RDf		20	100	20	150	20	200	ns



## A.C. CHARACTERISTICS (Continued)

#### WRITE OPERATION

Symbol	Parameter	8232		8232-3		8232-8		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>AW</sub>	A <sub>0</sub> , CS Setup to WR	25		25		25		ns
t <sub>WA</sub>	A <sub>0</sub> , CS Hold after WR	30		30		60		ns
t <sub>AWY</sub>	READY∔ from A <sub>0</sub> , CS∔ Delay (Note 2)		100		100		150	ns
t <sub>YW</sub>	READY1 to WR1	0		0		0		ns
t <sub>RRW</sub>	READY Pulse Width		t <sub>AW</sub> + 50		t <sub>AW</sub> + 50		t <sub>AW</sub> + 50	ns
t <sub>DW</sub>	Data Setup to WRt	100		100		150		ns
t <sub>WD</sub>	Data Hold after WRt	20		20		20		ns


#### **OTHER TIMINGS**

Symbol	Parameter	82	8232		8232-3		8232-8	
		Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>CY</sub>	Clock Period	250	2500	320	3300	480	5000	ns
t <sub>CPH</sub>	Clock Pulse HIGH Width	100		140		200		ns
tCPL	Clock Pulse LOW Width	120		160		240		ns
tee	END Pulse Width (Note 4)	200		300		400		ns
tEAE	EACKI to ENDI Delay		150		175		200	ns
t <sub>AA</sub>	EACK Pulse Width	50		75		100		ns
t <sub>SA</sub>	SVACKI to SVREQI Delay		100		200		300	ns
tss	SVACK Pulse Width	50		75		100		ns

#### NOTES:

- 1. Typical values are for  $T_A = 25\,^{\circ}\text{C}$ , nominal supply voltages and nominal processing parameters.
- 2. READY is pulled low for both command and data operations.
- Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, READY low pulse width is the time to complete execution plus the time shown. Status may be read at any time without exceeding the time shown.
- 4. END high pulse width is specified for EACK tied to  $V_{SS}$ . Otherwise  $t_{EAE}$  applies.

#### A.C. TESTING INPUT, OUTPUT WAVEFORM





## **WAVEFORMS**

