


# 8355/8355-2 16,384-BIT ROM WITH I/O


- 2048 Words x 8 Bits
- Single +5V Power Supply
- Directly Compatible with 8085A and iAPX 88 Microprocessors
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- Internal Address Latch
- 40-Pin DIP

The Intel® 8355 is a ROM and I/O chip to be used in the 8085A and iAPX 88 microprocessor systems. The ROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in the 8085A CPU

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 lines and each I/O port line is individually programmable as input or output.

The 8355-2 has a 300 ns access time for compatibility with the 8085A-2 and 5 MHz iAPX 88 microprocessors.





\*For 8755A compatibility, pin 5 should be directly fied to VCC.

Figure 1. Block Diagram

Figure 2. Pin Configuration

2-138 AFN-00234D



Table 1. Pin Description

| Symbol                             | Type  | Name and Function  |  |  |  |  |  |  |
|------------------------------------|---|--|--|--|--|--|--|--|
| ALE                                | ı   | Address Latch Enable: When high, $AD_{0-7}$ , $IO/\overline{M}$ , $A_{8-10}$ , $CE_2$ , and $\overline{CE}_1$ enter the address latches. The signals (AD, $I/\overline{OM}$ , $A_{8-10}$ , $CE_2$ , $\overline{CE}_1$ ) are latched in at the trailing edge of ALE.  |  |  |  |  |  |  |
| AD <sub>07</sub>                   | ı   | Address/Data Bus (Bidirectional): The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B is selected based on the latched value of AD <sub>0</sub> . If RD or IOR is low when the latched chip enables are active, the output buffers present data on the bus. |  |  |  |  |  |  |
| <b>As</b> -10                      | 1   | Address Bus: High order bits of the ROM address. They do not affect I/O operations.  |  |  |  |  |  |  |
| CE <sub>1</sub><br>CE <sub>2</sub> | 1   | Chip Enable Inputs: CE₁ is active low and CE₂ is active high. The 8355 can be accessed only when BOTH Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the AD0—7 and READY outputs will be in a high impedance state.  |  |  |  |  |  |  |
| 10/ <b>M</b>                       | ı   | I/O Memory: If the latched IO/ $\bar{M}$ is high when $\bar{R}\bar{D}$ is low, the output data comes from an I/O port. If it is low, the output data comes from the ROM.   |  |  |  |  |  |  |
| RD                                 | I Read: If the latched Chip Enables are active when RD goes low, the AD <sub>0-7</sub> output buffers are enabled and either the selected ROM location or I/O port. When both RD and IOR are high, the AD <sub>0-7</sub> output buffers are |  |  |  |  |  |  |  |
| IOW                                | 1   | I/O Write: If the latched Chip Enables are active, a low on $\overline{\text{IOW}}$ causes the output port pointed to by the latched value of AD <sub>0</sub> to be written with the data on AD <sub>0-7</sub> . The state of IO/ $\overline{\text{M}}$ is ignored.  |  |  |  |  |  |  |
| CLK                                | 1   | Clock: Used to force the READY into its high impedance state after it has been forced low by $\overline{\text{CE}}_1$ low, $\text{CE}_2$ high and ALE high.  |  |  |  |  |  |  |
| READY                              | 0   | <b>READY:</b> A 3-state output controlled by $\overline{\text{CE}}_1$ , $\text{CE}_2$ , $\text{ALE}$ and $\text{CLK}$ . READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK.   |  |  |  |  |  |  |
| PA <sub>0-7</sub>                  | 1/0   | Port A: General purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and IOW is low and a 0 was previously latched from AD <sub>0</sub> , AD <sub>1</sub> .                                     |  |  |  |  |  |  |
|                                    |   | Read operation is selected by either IOR low and active Chip Enables and AD <sub>0</sub> and AD <sub>1</sub> low, <i>or</i> IO/M high. RD low, active chip enables, and AD <sub>0</sub> and AD <sub>1</sub> , LOW.   |  |  |  |  |  |  |
| PB <sub>0-7</sub>                  | 1/0   | Port B: This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD <sub>0</sub> and a 0 from AD <sub>1</sub> .   |  |  |  |  |  |  |
| RESET                              | 1   | Reset: An input high causes all pins in Port A and B to assume input mode. (Clear DER Register).   |  |  |  |  |  |  |
| IOR                                | ı   | I/O Read: When the Chip Enables are active, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the same function as the combination IO/M high and RD low. When IOR is not used in a system, IOR should be tied to V <sub>CC</sub> ("1").   |  |  |  |  |  |  |
| V <sub>CC</sub>                    |   | Voltage: +5 volt supply.   |  |  |  |  |  |  |
| V <sub>SS</sub>                    |   | Ground: Ground Reference.  |  |  |  |  |  |  |



# FUNCTIONAL DESCRIPTION

## ROM Section

The 8355 contains an 8-bit address latch which allows it to interface directly to MCS-48, MCS-85, and iAPX 88/10 Microcomputers without additional hardware.

The ROM section of the chip is addressed by an 11-bit address and the Chip Enables. The address and levels on the Chip Enable pins are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and IO/M is low when  $R\bar{D}$  goes low, the contents of the ROM location addressed by the latched address are put out through AD0-7 output buffers.

#### I/O Section

The I/O section of the chip is addressed by the latched value of AD<sub>0-1</sub>. Two 8-bit Data Direction Registers (DDR in 8355 determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8355 are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

| AD <sub>1</sub> | AD <sub>0</sub> | Selection                              |  |  |  |  |  |  |
|-----------------|-----------------|--|--|--|--|--|--|--|
| 0               | 0               | Port A                                 |  |  |  |  |  |  |
| 0               | 1 1             | Port B                                 |  |  |  |  |  |  |
| 1               | 0               | Port A Data Direction Register - DDR A |  |  |  |  |  |  |
| 1               | 1               | Port B Data Direction Register DDR B   |  |  |  |  |  |  |

When  $\overline{\text{IOW}}$  goes low and the Chip Enables are active, the data on the AD<sub>0-7</sub> is written into I/O port selected by the latched value of AD<sub>0-1</sub>. During this operation all I/O bits of the selected port are affected, regardless of their I/O mode and the state of IO/ $\overline{\text{M}}$ . The actual output level does not change until  $\overline{\text{IOW}}$  returns high ignition free output

A port can be read out when the latched Chip Enables are active and either  $\overline{RD}$  goes low with  $\overline{IO/M}$  high, or  $\overline{IOR}$  goes low. Both input and output mode bits of a selected port will appear on lines  $\overline{AD_{0-7}}$ 

To clarify the function of the I/O ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.

Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the output latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.




Figure 3. 8355 One Bit of Port A and DDR A

#### SYSTEM APPLICATIONS

#### System Interface with 8085A and iAPX 88

A system using the 8355 can use either one of the two I/O Interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both  $CE_2$  and  $\overline{CE}_1$ . By using a combination of unused address lines  $A_{11-15}$  and the Chip Enable inputs, the system can use up to 5 each 8355's without requiring a CE decoder. See Figure 5a and 5b.

If a memory mapped I/O approach is used the 8355 will be selected by the combination of both the Chip Enables and  $IO/\overline{M}$  using  $AD_{8-15}$  address lines. See Figure 4




Figure 4. 8355 in 8085A System (Memory-Mapped I/O)



## **IAPX 88 FIVE CHIP SYSTEM:**

- 1.25 K Bytes RAM
- 2 K Bytes ROM
- 38 I/O Pins
- 1 Internal Timer
- 2 Interrupt Levels




Figure 5a. iAPX 88 Five Chip System Configuration




Figure 5b. 8355 in 8085A System (Standard I/O)



### **ABSOLUTE MAXIMUM RATINGS\***

 Temperature Under Bias
 0°C to -70°C

 Storage Temperature
 -65°C to +150°C

 Voltage on Any Pin
 With Respect to Ground

 With Respect to Ground
 -0.5V to +7V

 Power Dissipation
 1.5W

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$

| Symbol          | Parameter                      | Min. | Max.                 | Unit | Test Conditions                          |
|-----------------|--------------------------------|------|----------------------|------|--|
| VIL             | Input Low Voltage              | -0.5 | 0.8                  | V    | V <sub>CC</sub> = 5.0V                   |
| VIH             | Input High Voltage             | 2.0  | V <sub>CC</sub> +0.5 | V    | V <sub>CC</sub> = 5.0V                   |
| VoL             | Output Low Voltage             |      | 0.45                 | ٧    | I <sub>OL</sub> = 2mA                    |
| Voн             | Output High Voltage            | 2.4  |                      | V    | I <sub>OH</sub> = -400μA                 |
| I <sub>IL</sub> | Input Leakage                  |      | 10                   | μA   | 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>   |
| ILO             | Output Leakage Current         |      | ±10                  | μΑ   | 0.45V ≤V <sub>OUT</sub> ≤V <sub>CC</sub> |
| lcc             | V <sub>CC</sub> Supply Current |      | 180                  | mA   |  |

## A.C. CHARACTERISTICS $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 5\%)$


|                                |   | 8355 |      | 8355-2 |      |       |
|--------------------------------|---|------|------|--------|------|-------|
| Symbol                         | Parameter                               | Min. | Max. | Min.   | Max. | Units |
| tcyc                           | Clock Cycle Time                        | 320  |      | 200    |      | ns    |
| T <sub>1</sub>                 | CLK Pulse Width                         | 80   |      | 40     |      | ns    |
| T <sub>2</sub>                 | CLK Pulse Width                         | 120  |      | 70     |      | ns    |
| t <sub>f</sub> ,t <sub>r</sub> | CLK Rise and Fall Time                  | ,    | 30   |        | 30   | ns    |
| tal                            | Address to Latch Set Up Time            | 50   |      | 30     |      | ns    |
| tLA                            | Address Hold Time after Latch           | 80   |      | 45     |      | ns    |
| tLC                            | Latch to READ/WRITE Control             | 100  |      | 40     |      | ns    |
| tRD                            | Valid Data Out Delay from READ Control* |      | 170  |        | 140  | ns    |
| tad                            | Address Stable to Data Out Valid**      |      | 450  |        | 300  | ns    |
| tLL                            | Latch Enable Width                      | 100  |      | 70     |      | ns    |
| trof                           | Data Bus Float after READ               | 0    | 100  | 0      | 85   | ns    |
| tcL                            | READ/WRITE Control to Latch Enable      | 20   |      | 10     |      | ns    |
| tcc                            | READ/WRITE Control Width                | 250  |      | 200    |      | ns    |
| tow                            | Data In to Write Set Up Time            | 150  |      | 150    |      | ns    |
| twp                            | Data In Hold Time After WRITE           | 30   |      | 10     |      | ns    |
| twp                            | WRITE to Port Output                    |      | 400  |        | 300  | ns    |
| ten                            | Port Input Set Up Time                  | 50   |      | 50     |      | ns    |
| tap                            | Port Input Hold Time                    | 50   |      | 50     |      | пѕ    |
| tryh                           | READY HOLD Time                         | 0    | 160  | 0      | 160  | ns    |
| tary                           | ADDRESS CE to READY                     |      | 160  |        | 160  | ns    |
| t <sub>RV</sub>                | Recovery Time Between Controls          | 300  |      | 200    |      | ns    |
| tRDE                           | READ Control to Data Bus Enable         | 10   |      | 10     |      | ns    |

<sup>\*</sup>Or TAD-(TAL + TLC), whichever is greater.


<sup>\*\*</sup>Defines ALE to Data out Valid in conjunction with TAL.




#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### **A.C. TESTING LOAD CIRCUIT**



### **WAVEFORMS**







# **WAVEFORMS (Continued)**

